상세 보기
FPGA reverse engineering in Vivado design suite based on X-ray project
- Yu, H.;
- Lee, H.-M.;
- Shin, Y.;
- Kim, Y.
SCOPUS
9초록
As FPGA demand grows, interest in FPGA security is also increasing. FPGA Reverse Engineering (RE) in the ISE Design Suite environment has been studied extensively, but FPGA RE in the Vivado Design Suite environment has not been practically studied at present. Particularly, there is no research on Programmable Interconnect Points (PIP). Since a method that correlates bitstream and XDL file is not applicable in Vivado environment, it requires complete analysis of FPGA structure and bitstream. So X-ray project [1] is used for structure analysis. In this paper, we analyze PIP bitstream configuration information based on X-ray project and propose PIP RE method in Vivado Design Suite environment based on it. The proposed method can be extended to full FPGA RE in Vivado Design Suite environment through further studies. © 2019 IEEE.
키워드
- 제목
- FPGA reverse engineering in Vivado design suite based on X-ray project
- 저자
- Yu, H.; Lee, H.-M.; Shin, Y.; Kim, Y.
- 발행일
- 2019
- 유형
- Conference Paper
- 저널명
- Proceedings - 2019 International SoC Design Conference, ISOCC 2019
- 권
- 2019-January
- 페이지
- 239 ~ 240
- 언어
- ENG
- 출판사
- Institute of Electrical and Electronics Engineers Inc.
- 분량
- 2 페이지
- ISSN
- P 0000-0000