FPGA mapping of sequential circuits with retiming

초록

Constructive and iterative steps of FPGA mapping algorithms for sequential circuits are enhanced by retiming technique and fuzzy logic. Multiple criteria measured for design data are connected by a hierarchical structure of fuzzy logic rules for decision making. The discussed mapper outperforms commercial tools in both area and timing for substantial set of MCNC benchmarks.