Modeling of Grain Growth in the Polysilicon Channel Process of a Vertical NAND Flash Memory

Citations

WEB OF SCIENCE

0
Citations

SCOPUS

0

초록

We present a phase-field model to simulate grain growth occurring in the polysilicon channel process, one of critical steps in fabricating a vertical NAND flash memory. The process is called solid-phase crystallization, that is, annealing following depositing an amorphous silicon film on a side wall of a channel hole. Prediction of grain structures and grain size is of great importance to process engineers because grain boundaries degrade the bit-line current flowing along the channel. A set of Allen-Cahn equations for a polycrystalline film were numerically solved by finite difference method using a parallel computing platform. Our model could successfully reproduce experimental trends on film thickness dependence of the final grain size.

키워드

PolysiliconVertical NAND Flash MemoryGrain GrowthModeling and SimulationPhase-Field MethodPHASE-FIELD MODELCOMPUTER-SIMULATIONPOLYCRYSTALLINE SILICON
제목
Modeling of Grain Growth in the Polysilicon Channel Process of a Vertical NAND Flash Memory
저자
Lee, Jong-HyukKong, Young-MinKwon, Yongwoo
DOI
10.1166/jno.2017.1954
발행일
2017-04
유형
Article
저널명
Journal of Nanoelectronics and Optoelectronics
12
4
페이지
321 ~ 325